We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32010

Virtex-5 System Monitor - Enabling calibration bits?


Can Power supply sensor offset correction be enabled with the Power supply sensor gain calibration disabled?


In the System Monitor User Guide (UG192), Table 9 describes how setup the Calibration. If you have the Power Supply gain calibration enabled, then it forces Power Supply offset correction calibration to also be enabled internally. This is because the gain calibration cannot work without offset correction calibration, so having bits 3:2 as 10 or 11 is identical.

AR# 32010
日期 12/15/2012
状态 Active
Type 综合文章