UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32023

LogiCORE SPI-4.2 (POS-PHY L4) Lite v4.3 - Virtex-4 or Virtex-5 core may fail in hardware

Description

The SPI-4.2 Lite core may see DCM-related issues in hardware (like failure to lock or incorrect output frequency). The issues only occur in Virtex-4 or Virtex-5 architectures.

解决方案

This issue is caused by an incorrect setting in the core for the DLL_FREQUENCY_MODE attribute of the DCM. The attribute is currently set to LOW, but should be set to HIGH for Virtex-4 and Virtex-5 cores. 

 

The workaround is to add the constraint DLL_FREQUENCY_MODE = HIGH in the UCF file for both the Source and Sink Core DCMs. For example: 

 

INST "pl4_lite_snk_clk0/rdclk_dcm0" DLL_FREQUENCY_MODE = HIGH;  

 

INST "pl4_lite_src_clk0/tdclk_dcm0" DLL_FREQUENCY_MODE = HIGH; 

 

This issue will be fixed in the next core release.

AR# 32023
创建日期 01/06/2009
Last Updated 05/23/2014
状态 Archive
Type 综合文章