AR# 32055

10.1 EDK - xps_timer address width and data width are incorrect

描述

In the file "xps_timer.vhd", lines 361 and 362, the signal assignments appear to be incorrect: 

 

C_PLB_DWIDTH => C_SPLB_AWIDTH, 

C_PLB_AWIDTH => C_SPLB_DWIDTH, 

 

should be: 

 

C_PLB_DWIDTH => C_SPLB_DWIDTH, 

C_PLB_AWIDTH => C_SPLB_AWIDTH,

解决方案

The signal assignments are incorrect and should be changed as shown above. 

 

This problem is scheduled to be fixed in the 11.1 EDK toolset.

AR# 32055
日期 05/23/2014
状态 Archive
Type 综合文章