AR# 32061

LogiCORE Viterbi Decoder V6.2 - Is the synchronous reset input SCLR dependent upon clock enable CE?

描述

Is the synchronous reset input SCLR dependent upon clock enable CE?

解决方案

The synchronous reset (SCLR) works correctly only if the clock enable (CE) signal, if selected, is asserted High.  

 

Please see (Xilinx Answer 29448) for a detailed list of LogiCORE Viterbi Decoder Release Notes and Known Issues.

AR# 32061
日期 05/23/2014
状态 Archive
Type 综合文章