UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32097

MIG v2.3, Update Design/Verify Design - "ERROR: The same pin was allocated to more than one signal."

Description

After uploading a "mig.prj" and UCF to the Update Design or Verify Design tools within MIG, numerous errors similar to the following are generated: 

 

ERROR: The same pin was allocated to more than one signal. Check the following:  
Pin: Signal: ddr2_dm[1] 
Pin: Signal: ddr2_dm[3]

解决方案

The Update Design and Verify Design features of MIG only support the UCF syntax used in the MIG generated UCF. 

If different syntax is used, errors will be generated. 

 

For example, MIG uses the following syntax for pin LOC constraints: 

NET "ddr2_dq[0]" LOC = "K24" ;  

 

The following syntax would cause the Verify/Update Design to fail with the above noted error: 

NET "ddr2_dq[0]" LOC = K24; 

 

To work around these errors, please ensure that the MIG output UCF syntax is used in the uploaded UCF. 

MIG 3.0 will support more UCF syntax.

AR# 32097
创建日期 02/05/2009
Last Updated 08/15/2014
状态 Active
Type 综合文章
IP
  • Memory Interface Generator (MIG)