We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32106

11.4 TRCE - I am seeing an extremely large number of paths analyzed in my timing report


I am seeing unreasonably large number of paths analyzed in my timing reports. How can I verify that these numbers are correct?


As the levels of logic increase, the number of paths can increase by an amazing amount. This is not always the case, but if paths go from several components to several components and have several levels of logic between them, then these numbers grow very quickly.

Numbers so large that they wrap around the timing report several times have been seen, and after checking several of the paths we were able to conclude that TRCE is performing the correct analysis. While we are unable to go in and check every path, because of the high number of paths, we are able to reproduce small scale designs that have a relatively small path count and are able to prove that the analysis is correct.

AR# 32106
日期 12/15/2012
状态 Active
Type 综合文章
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • Less