We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32375

MIG 2.3/3.0/3.1, Virtex-5 QDRII - Potential for small margin between the CQ and FPGA clock after stage 2 calibration for frequencies between 125 - 250 MHz


The Virtex-5 QDRII design aligns CQ/Q to the FPGA clock during stage 2 of calibration. The algorithm assigns a minimum window requirement based on the target frequency. For frequencies above 250 MHz, this limit is set to 15. For frequencies below 250 MHz, this limit is set to 20.

There is a potential, when running at frequencies below 250 MHz, for the CQ/Q and FPGA clock to not be 20 taps apart (the minimum window requirement). This results in an inaccurate completion of stage 2 calibration with insufficient margin between the FPGA clock and CQ/Q.

The design could potentially pass calibration; however, there might not be sufficient margin left between the two clocks. Over voltage-temperature changes, this insufficient margin might show up as data errors.


To work around this issue, changes are required to the phy_dly_cal_sm.v/.vhd module that ensure CQ/Q and the FPGA clock (CLK0) will always be more than 20 taps apart.

Please download the phy_dly_cal_sm.v/.vhd file from the following link:


The file downloaded should then be used in place of the phy_dly_cal_sm.v/.vhd module provided with the MIG output.

This issue is resolved in MIG 3.2.

AR# 32375
日期 12/15/2012
状态 Active
Type 综合文章
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
  • MIG