UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32414

11.1 EDK, plbv46_plbv46_bridge_v1_01_a - The bus timeout on the secondary PLB bus is not handled correctly

Description

Keywords: plbv46 bridge

When there is a bus timeout on the secondary PLB bus, the plb46_plbv46_bridge just continues to retry the access in eternity; this causes the first bus to stall. In the current version, the solution is if there is a bus timeout on the secondary PLB then bridge is doing a bus error on the primary PLB. This is true even if there are other bus errors on the secondary PLB.

解决方案

This issue has been fixed in the latest release of plbv46_plbv46_bridge_v1_02_a, and is available in EDK 11.1.

EDK 11.1 is available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
AR# 32414
创建日期 04/09/2009
Last Updated 04/16/2009
状态 Active
Type 综合文章