We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 32482

11.1 PlanAhead - Does PlanAhead DRC report single-ended clocks on the N side of a differential pair?


I accidentally constrained my single-ended clock to the N side of a Global Clock differential pair.  


Why did PlanAhead allow me constrain the clock to this location, and why did DRC not report it?


PlanAhead currently Auto-Places clocks only to the P side, but allows you to assign the clock to the N side without a DRC error.  


This problem is scheduled to be fixed in a future software release.

AR# 32482
日期 05/21/2014
状态 Archive
Type 综合文章