We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32599

11.1 Timing - Operating within specification of FIFO, but receiving component switching limit errors


Keywords: pin, RAM, Virtex-6

I am receiving component switching limit errors on a FIFO, but I am operating within specifications. The Virtex-6 data sheet states:

Fmax_fifo FIFO in all modes -2 500 MHz

However, there are component switching limit violations like the ones below, in my timing report:

Component Switching Limit Checks: TS_Inst_mmcm1_clkout0 = PERIOD TIMEGRP "Inst_mmcm1_clkout0" TS_CLK HIGH
Slack: -0.122ns (period - min period limit)
Period: 1.818ns
Min period limit: 1.940ns (515.464MHz) (Trper_CLKB)
Physical resource: Inst_fifo
Logical resource: Inst_fifo
Location pin: RAMB36_X1Y9.CLKBWRCLKL
Clock network: CLK


This issue is scheduled to be fixed in the next quarterly release.

AR# 32599
日期 06/05/2009
状态 Active
Type 综合文章