UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32619

SPI-4.2 v9.1 - Static alignment core might not go into frame in VCS timing simulation

Description

The SPI-4.2 Sink core using Static Alignment might fail to go into frame (i.e., SnkOof asserted indefinitely) during a timing-based simulation with Synopsys VCS.

解决方案

To work around this problem, change the following DCM phase-shift in the UCF file: 

 

For Virtex-5 devices: 

INST "<top_instant_name>/U0/clk0/rdclk_dcm0" PHASE_SHIFT = 25; 

 

For Virtex-4 devices: 

INST "<top_instant_name>/U0/clk0/rdclk_dcm0" PHASE_SHIFT = 35; 

 

NOTE: The phase-shift setting provided with the SPI-4.2 core in the constraint file is only a place-holder and might not be approriate for hardware operation. For more information on Static Alignment, refer to the SPI-4.2 User Guide (UG153).

 

This is fixed in v9.2 of the Core released in 11.3

 

Revision History 

05/04/2009 - Initial Release

04/07/2010 - Added fixed version

AR# 32619
创建日期 05/04/2009
Last Updated 05/21/2014
状态 Archive
Type 综合文章