UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32630

11.1 Constraints - When I use the * wildcard, several of my PINs are missing from my TIMEGRP

Description

I created a constraint similar to the following and I am receiving errors:

PIN "and*" TPSYNC = "and_star_tpsync"

My error(s) look similar to the following:

"ERROR:ConstraintSystem:58 - Constraint <PIN "and*" TPSYNC = "and_star_tpsync">

[bufpll_div1.ucf(23)]: PIN "and*" does not match any design objects."

解决方案

The * and ? will work for part of a component name, or for part of a PIN name, but not for both at the same time.

Generally, a PIN is referred to with the following syntax:

<COMP>.<PIN>

In the above example, 'and*' would not be able to find any PINs. To work around this issue, use 'and*.*'. This change allows the Constraints System to search both component names and PIN names.

Following is the required modifications performed on the above example:

PIN "and*.*" TPSYNC = "and_star_tpsync"

This issue is scheduled to be fixed in the next major release of software.

AR# 32630
创建日期 06/05/2009
Last Updated 12/15/2012
状态 Active
Type 综合文章