UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32655

10.1EDK SP3 & 11.1 EDK, plb_pci_v1_01_a - The PLB_PCI bridge can fail in a livelock mode when both a PLB Master and a PCI initiator are requesting read transitions concurrently AND the PCI target is asserting PCI Retry

Description

PLB_PCI_v1_01_a fails in a livelock mode with a sequence of transactions as follows:  

 

A remote PLB master is trying to read from the pci bus, but the request is retried by the remote PCI target; then, a remote PCI initiator makes a request from a PLB slave, but the PLB master has the PLB tied up so it cannot get on the PLB bus. 

 

The timing of the PLB master request being transferred to the PCI side is such that the "abort" (due to the PLB read request tying up the PLB bus) is 1 clock off to stop the PCI read request to the PLB IPIF mst, and so the bridge gets in a confused state.

解决方案

You can download the latest patch from: 

http://www.xilinx.com/txpatches/pub/applications/misc/encrypt.zip
 

- Please copy the "PLB_PCI_v1_01_a" from the EDK build 'pcores' repository to your project local "pcores". 

- Unzip and replace the vhdl-files in the your local "pcores" directory (that is, under 'PLB_PCI_v1_01_a\hdl\vhdl') 

with these latest files. 

 

This core will be removed from EDK 12.1, and It will not be fixed.

AR# 32655
创建日期 05/05/2009
Last Updated 05/23/2014
状态 Archive
Type 综合文章