UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32665

11.1 EDK, MPMC v5.00.a - Write data corrupted when using SDR SDRAM with ECC

Description

When using the MPMC with a single-data rate (SDR) SDRAM while using ECC, the write data might become shifted or invalid.

How do I resolve this issue?

解决方案

This issue occurs only when the C_MEM_PART_TRCD parameter time expressed in memory clock cycles, rounded up, is 2 cycles or less.

To work around this issue, increase the C_MEM_PART_TRCD parameter so that the rounded up value is 3 or more clock cycles. This might require changing the C_MEM_PARTNO to a CUSTOM flow so that the parameter can be more easily overridden.

This issue is planned to be fixed with the newest MPMC Core released in EDK 11.3.

AR# 32665
创建日期 05/08/2009
Last Updated 05/21/2014
状态 Archive
Type 综合文章