You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
11.1 - Timing Analyzer/trce - Missing the analysis from GTP:PHYSTATUS to synchronous element
Keywords: analysis, phystatus, pcie, gtp
When I do timing analysis, the path from the GTP:PHYSTATUS pin to the synchronous element is missing.
When is this going to be fixed?
This is scheduled to be fixed in 11.2 of the ISE Design Suite.