We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32806

11.1 EDK - How do I make the Clock Generator output port external?


Keywords: EDK, clock, generator, port, external

We have an option to configure the Clock Generator to derive different frequencies, but the EDK GUI does not seem to have the option of making the Clock Generator output port external.

How can I achieve this?


The work-around for this is as follows:

1. Click on "Add External Port" to create an external port.
2. Then, in the net column, XPS will show you all the possible net names.
3. Choose the existing net name which is connected to the CLKOUT port.

This problem has been fixed in EDK 11.4, available at:

AR# 32806
日期 11/08/2009
状态 Active
Type 综合文章