We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32816

Distributed Memory Generator v4.1 Rev1 - VHDL behavioral model drives unknown value on DOUT for Spartan-6 devices


The VHDL behavioral model for the Distributed Memory Generator v4.1 Rev1 Core drives an unknown value on DOUT for a Spartan-6 design.


This issue only occurs when using the VHDL behavioral model and only when both the Reset and Synchronous reset options are set to false in the GUI. The DOUT bus will correctly drive data when a read is performed.  


This issue will be fixed in the next version of the core released with ISE 11.3. 


Revision History 

06/24/2009 - Initial Release

AR# 32816
日期 05/21/2014
状态 Archive
Type 综合文章