You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
11.2 EDK, fsl_v20_v2_11_a - FSL V20 core doesn't handle fifo sizes which is not 2^n.
FSL V20 core don't handle fifo sizes which is not 2^n for synchronous FIFO.
It will set the FIFO depth to the lower 2^n value.