We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32850

10.1 EDK - "ERROR:MDT premature predicate {3} found"


When I open an EDK project, the following error occurs:

"ERROR:MDT premature predicate {3} found."

However, the error does not stop the design from implementing. Why do I receive this error?


This error occurs if the following PORT signal declaration is present:

PORT SCAB_MUX = adc_cntlr_0_trig[4] & adc_cntlr_0_trig[3] & adc_cntlr_0_trig[2], DIR = O, VEC = [2:0].

To work around this issue, modify the PORT declaration as follows:

PORT SCAB_MUX_0 = adc_cntlr_0_trig[2], DIR = O

PORT SCAB_MUX_1 = adc_cntlr_0_trig[3], DIR = O

PORT SCAB_MUX_2 = adc_cntlr_0_trig[4], DIR = O

AR# 32850
日期 12/15/2012
状态 Active
Type 综合文章