We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32916

SPI-4.2 v9.2 - Virtex-6 Verilog timing simulation does not work with SDFMAX


For Dynamic Alignment core configurations, Verilog timing simulation does not work with SDFMAX. This might result in data corruption on the Sink core user interface signal SnkFFDat.


This is a known issue with the Netgen tool that creates the SDFMAX timing data. 


To work around this issue, use SDFMIN instead of SDFMAX in Verilog timing simulation. This work-around is already implemented in the Example Design timing simulation scripts for MTI and NCSIM but not for VCS simulator. 


Revision History 

06/24/2009 - Initial Release

AR# 32916
日期 05/23/2014
状态 Archive
Type 综合文章