AR# 32926

描述

An erroneous instruction bus exception can occur when writing to TLB registers, if an instruction fetch coincides with the TLB register write instruction. The error can only occur when C_ICACHE_ALWAYS_USED is set, and the processor is running in virtual mode with the instruction cache enabled.

解决方案