UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3307

M1.3/M1.4 hplusas6: JEDEC File generator not writing ABEL test vectors in the JED file

Description

Keywords: ABEL, test vectors, jedec, functional test, intest, hplusas6

Urgecny: Standard

General Description:

If you are lowercase signal inputs in your ABEL design, the
functional test vectors do not appear in the JEDEC file.

解决方案

The current workaround is to convert all your signal names to
upper case.
AR# 3307
创建日期 08/31/2007
Last Updated 10/06/2008
状态 Archive
Type 综合文章