AR# 33311

LogiCORE IP RXAUI v1.1 and v1.1 rev1 - Release Notes and Known Issues for ISE 11.3 and ISE 11.5

描述

This Answer Record contains the Release Notes for the LogiCORE IP RXAUI v1.1 Core, which was released in the 11.3 ISE software, and v1.1 rev1, which was released in the ISE 11.5 software.  This Answer Record includes the following: 

  • New Features 
  • Bug Fixes  
  • Known Issues 

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide:  http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

解决方案

New Features 

  • First Release of Core. 

Resolved Issues in v1.1 

  •  First Release of Core.  

Resolved Issues in v1.1 rev1 

  • (Xilinx Answer 33486) - LogiCORE XAUI v9.1 and RXAUI v1.1 - Update needed for reset logic in block level for Spartan-6 Device GTP and Virtex-6 Device GTX wrappers  
  • (Xilinx Answer 33488) - LogiCORE XAUI v9.1 and RXAUI v1.1 - Virtex-6 FPGA GTX powerdown reset logic should be updated 
  • (Xilinx Answer 33649) - LogiCORE XAUI v9.1 and RXAUI v1.1 - Virtex-6 FPGA GTX default setting for TXDIFFCTRL could result in electrical idle condition  
  • (Xilinx Answer 34160) - LogiCORE IP RXAUI v1.1 - The Virtex-6 FPGA Example Design MMCM can cause DRC errors

Known Issues in v1.1 rev1 

  • (Xilinx Answer 33489) - LogiCORE XAUI v9.1 and RXAUI v1.1 - Timing Simulation Timeouts seen in Virtex-6 FPGA Example Design 
  • (Xilinx Answer 33893) - LogiCORE RXAUI v1.1 - Implementing Virtex-6 FPGA Example Designs results in MAP errors for some device packages

链接问答记录

子答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34160 LogiCORE IP RXAUI v1.1 - The Virtex-6 FPGA Example Design MMCM can cause DRC errors N/A N/A

相关答复记录

AR# 33311
日期 05/23/2014
状态 Archive
Type 版本说明
器件 More Less
Tools