UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

的页面

AR# 33404

11.3 EDK, plbv46_pcie_v4_01_a - The Virtex 6 FPGA Endpoint bridge incorrectly sets the NBE interrupt when receiving zero length writes.

Description

The Non-Contiguous Byte Enables (NBE) bit in Bridge Interrupt Register (BIR, Offset 0x40) is incorrectly set for zero length write.

解决方案

This has been fixed in the latest PLBv46_pcie core to eliminate the erroneous interrupt, and is available in EDK 11.3. 

EDK 11.3 is available at:  

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
AR# 33404
日期 05/23/2014
状态 Archive
Type 综合文章
器件
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • EDK - 11.3