We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33466

11.3 System Generator for DSP - Why do I receive a hardware timeout when I use the Interleaver/De-Interleaver 5.0?


Why does my Interleaver/De-Interleaver design not work in hardware?


The issue is that a hardware timeout could be generated even for a full license. 
The symptom is that the Interleaver/De-Interleaver core stops working. See (Xilinx Answer 29253)
There are two solutions to this issue 
- A patch is available. The instructions are provide in (Xilinx Answer 29253). After applying the patch be sure to clear out the core cache by typing "xlCACHE('CLEARALL')" in the MATLAB command window.
- Bring in the Interleaver/De-Interleaver 5.1 as a black box. This would not need the patch to be applied. 
The new version of the Interleaver/De-Interleaver IP core will be available in a future release of System Generator.
AR# 33466
日期 05/23/2014
状态 Archive
Type 综合文章