UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33488

LogiCORE XAUI v9.1 and RXAUI v1.1 - Virtex-6 FPGA GTX powerdown reset logic should be updated

描述

The XAUI v9.1 and RXAUI v1.1 block level asserts RXCDRRESET after releasing from powerdown. 

The latest GTX users guide recommends asserting GTXTXRESET and GTXRXRESET after releasing from power down.

解决方案

This can be updated in the "example_design/<core_name>_block.vhd/v" by making the following changes. 

 

If using VHDL and the MDIO interface 

 

1. Change: 

mgt_reset_terms <= soft_reset or reset;  

To: 

mgt_reset_terms <= soft_reset or mgt_powerdown_falling or reset;  

 

2. Change: 

if mgt_rxbuferr /= "0000" or mgt_powerdown_falling = '1' then  

To: 

if mgt_rxbuferr /= "0000" then  

 

If using VHDL and the Configuration Vector interface 

 

1. Change: 

mgt_reset_terms <= reset;  

To: 

mgt_reset_terms <= mgt_powerdown_falling or reset;  

 

2. Change: 

if mgt_rxbuferr /= "0000" or mgt_powerdown_falling = '1' then  

To: 

if mgt_rxbuferr /= "0000" then  

 

If using Verilog and the MDIO interface 

 

1. Change: 

assign mgt_reset_terms = soft_reset | reset; 

To: 

assign mgt_reset_terms = soft_reset | reset | mgt_powerdown_falling; 

 

2. Change: 

if ( |mgt_rxbuferr || mgt_powerdown_falling ) 

To: 

if ( |mgt_rxbuferr) 

 

If using Verilog and the Configuration Vector interface 

 

1. Change: 

assign mgt_reset_terms = reset; 

To: 

assign mgt_reset_terms = reset | mgt_powerdown_falling; 

 

2. Change: 

if ( |mgt_rxbuferr || mgt_powerdown_falling ) 

To: 

if ( |mgt_rxbuferr)

链接问答记录

相关答复记录

AR# 33488
日期 12/01/2014
状态 Active
Type 综合文章
IP
的页面