UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33571

11.1 Virtex-6 FPGA Editor - The first time I bring up a component in Logic Block Editor, the Attributes and Nets do not appear

描述

I have a Virtex-6 design which I am looking at in FPGA Editor. The first time I open a component in Logic Block Editor, it appears unused. None of the connections nor attributes appear. 

 

How do I get around this?

解决方案

This will be resolved in a future version of software. 

 

To work around this in current software, close the Logic Block Editor and reopen it. Everything will appear normally when reopened.

链接问答记录

子答复记录

AR# 33571
日期 05/23/2014
状态 Archive
Type 综合文章
的页面