UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3372

Synplify - How do I synthesize the OE FF in the SpartanXL, XC4000XLA/XV, and Virtex IOB?

Description

Urgency: Hot

General Description:

Using Synplify, how do I synthesize the OE FF in the SpartanXL, XC4000XLA/XV, and Virtex IOB?

解决方案

For Spartan-XL and XC4000XLA/XV devices, the methodology was introduced in M1.5i as a hard macro within Epic. Please see (Xilinx Answer 5140) for details.

For more information on how to utilize this flip-flop, please see the application note "Using Three-State Enable Registers in 4000XLA/XV, and Spartan-XL FPGAs" (Xilinx XAPP123).

For Virtex, the fact that the FF is generic ("anonymous" ), should not be an issue if MAP knows how to pull the FF into an IOB location. The current Virtex mapper knows how to do this if the FF has the "IOB=TRUE" attribute. Please see (Xilinx Answer 5675) for details on IOB flip-flops within Virtex.

Synplify does provide a mechanism for passing attributes through the HDL. Please see (Xilinx Answer 2867) for details on merging flip-flops to the XC4000XLA/XV and Spartan-XL families.

Please see (Xilinx Answer 9178) for details on merging flip-flops to the Virtex/Virtex-E and Spartan-II families.

AR# 3372
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章