We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3377

EXEMPLAR: Instantiating a pulldown/pullup in Verilog?


Urgency: Standard

General Description:

Xilinx FPGAs contain internal pullup resistors in the I/O blocks (some also contain pulldowns). These components can be instantiated in Exemplar's Verilog code.


Below is an example (from Exemplar) that illustrates how to instantiate pullups in a verilog file:

module test (a, oe, o);

inout [2:0] a ;

input [3:0] oe ;

inout o ;

wire bus;

assign bus = oe[2] ? a[2] : 'bz;

assign bus = oe[1] ? a[1] : 'bz;

assign bus = oe[0] ? a[0] : 'bz;

PULLUP i0 (.O(bus));

PULLUP i1 (.O(a[0]));

assign o = oe[3] ? bus : 'bz;


Note: For CPLD devices, PULLUPs in the IOBs are not user controllable during normal operation. These PULLUP resistors are active only during device programming, power-up, and erase cycle.
AR# 3377
日期 08/28/2011
状态 Archive
Type 综合文章