2. 技术支持
  3. AR# 34015: Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v1.3 - The example design MMCM parameter values can cause Map errors or result in marginal operation

AR# 34015

|

Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v1.3 - The example design MMCM parameter values can cause Map errors or result in marginal operation

描述

When the 16-bit client interface is selected, the Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper example design wrapper uses MMCM parameter values which can cause Map errors if configured for 2.5 Gb/s, or marginal operation if configured for 1 Gb/s or 2 Gb/s.

解决方案

The ISE design tools 11.5 release of the Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper provides correct MMCM parameterization. For earlier core releases, the MMCM parameter values should be updated as follows:

 

For 1 Gb/s speeds:


CLKFBOUT_MULT_F: from 4.0 to 5.0
CLKOUT0_DIVIDE_F: from 4.0 to 5.0
CLKOUT1_DIVIDE: from 8 to 10

For 2 Gb/s or 2.5 Gb/s speeds:

CLKFBOUT_MULT_F: from 4.0 to 5.0
CLKOUT0_DIVIDE_F: from 2.0 to 2.5
CLKOUT1_DIVIDE: from 4 to 5

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
33309 Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v1.3 and v1.3 rev1 - Release Notes and Known Issues for ISE 11.3 and 11.5 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34019 ISE Design Suite 11.4.1 - Known Issues for Virtex-6 FPGA Service Pack N/A N/A
AR# 34015
日期 05/23/2014
状态 Archive
Type 已知问题
器件
Tools
IP
People Also Viewed