UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34057

Spartan6 LXT - GTP - The reference clock output port should directly drive BUFIO2

描述


The GTP reference clock output port can only drive BUFIO2, instead of a BUFG.

This is not addressed in the UG382.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
46790 Spartan-6 FPGA Design Assistant - Troubleshooting Common Clocking Problems N/A N/A
AR# 34057
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Spartan-6 LXT
Tools
  • ISE Design Suite - 11.4
IP
  • Ethernet 1000BASE-X PCS/PMA or SGMII
的页面