AR# 34066

SPI-4.2 v9.3 - MMCM VCO values outside of allowable range

描述

The SPI-4.2 core's clocking example designs use incorrect values for the MMCM attributes "DIVCLK_DIVIDE", "CLKFBOUT_MULT_F", and "CLKOUT0_DIVIDE_F" that may cause the MMCMs to operate outside of the supported range.

解决方案

1) Sink Clock example design (pl4_snk_clk.v/vhd)

For the "mmcm0" instance of MMCM (connects to RDClk clock):

Change the value of "DIVCLK_DIVIDE" to 4.
Change the value of "CLKFBOUT_MULT_F" to 8.0.

All other parameters are correct.

2) Source Clock example design (pl4_src_clk.v/vhd)

For the "mmcmo" instance of MMCM ( connects to SysClk clock):

Change the value of "DIVCLK_DIVIDE" to 4.
Change the value of "CLKFBOUT_MULT_F" to 8.0.
All other parameters are correct.


For the "mmcm1" instance of MMCM ( connects to TSClk clock):

Change the value of "CLKFBOUT_MULT_F" to 9.0

Change the value of "CLKOUT0_DIVIDE_F" to 9.0

All other parameters are correct.

This issue is scheduled to be fixed in v10.1 of the core (available in ISE Design Suite 12.1).


链接问答记录

相关答复记录

AR# 34066
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less
IP