UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34159

LogiCORE IP XAUI v9.1 - The Virtex-6 FPGA Example Design MMCMs can cause DRC errors

描述

In Virtex-6 FPGA instances of the XAUI v9.1 core using the 32-bit XGMII interface, the MMCM parameter values used in the example design will result in an MMCM VCO frequency that is below the newly specified minimum. 

This will result in DRC failures in the next release of ISE Design Suite.

For more details on the MMCM issue, see (Xilinx Answer 33849).

解决方案

Depending on how the core was configured at generation time, there could be zero, one, or two instances of the MMCM in the example design. 

Each of the MMCM parameter values should be changed as follows:

CLKFBOUT_MULT_F: from 3.0 to 6.0
CLKOUT0_DIVIDE_F: from 3.0 to 6.0
CLKOUT1_DIVIDE: from 3 to 6

链接问答记录

主要问答记录

相关答复记录

AR# 34159
日期 10/20/2014
状态 Active
Type 已知问题
器件 More Less
Tools
IP
的页面