UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34160

LogiCORE IP RXAUI v1.1 - The Virtex-6 FPGA Example Design MMCM can cause DRC errors

描述

In Virtex-6 FPGA instances of the RXAUI v1.1 core, the MMCM parameter values used in the example design will result in an unsupported multiplication factor of 4. This will result in DRC failures in the next release of the ISE Design Suite software.

For more information on the MMCM issue, see (Xilinx Answer 33849).

解决方案

The MMCM parameter values should be changed as follows:

CLKFBOUT_MULT_F: from 4.0 to 6.0
CLKOUT0_DIVIDE_F: from 2.0 to 3.0
CLKOUT1_DIVIDE: from 4 to 6

链接问答记录

主要问答记录

相关答复记录

AR# 34160
日期 05/23/2014
状态 Archive
Type 已知问题
器件 More Less
Tools
的页面