UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34161

LogiCORE IP 10-Gigabit Ethernet MAC v9.3 - The Virtex-6 Example Design MMCM instances can cause DRC errors

描述

In Virtex-6 FPGA instances of the 10-Gigabit Ethernet MAC v9.3 core, the MMCM parameter values used in the example design will result in a MMCM VCO frequency that is below the newly specified minimum.

This will result in DRC failures in the next release of the ISE Design Suite software.

For more information on the MMCM, see (Xilinx Answer 33849).

解决方案

Depending on how the core was configured at generation time, the MMCM instances could appear in one or two locations in the example design. 

Each of the MMCM parameter values should be changed as follows:

CLKFBOUT_MULT_F: from 3.0 to 6.0
CLKOUT0_DIVIDE_F: from 3.0 to 6.0
CLKOUT1_DIVIDE: from 3 to 6

链接问答记录

主要问答记录

相关答复记录

AR# 34161
日期 10/20/2014
状态 Active
Type 已知问题
器件 More Less
Tools
IP
的页面