UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34164

Virtex-6 11.4 ISE - Virtex-6 FPGA designs must be re-run through implementation in ISE 11.5 or later software

描述

Virtex-6 FPGA routing models are changed in version 11.5 and later of the ISE Design Suite software, requiring Virtex-6 designs created in 11.4 ISE to be re-run.

解决方案

Due to changes in the routing models of the Virtex-6 FPGA, all Virtex-6 designs must be re-run through implementation in a version of ISE Design Suite software later than 11.4. These changes have been implemented in ISE versions 11.5 and later.

To create a valid design, existing designs must be re-run through implementation (at minimum MAP and PAR) in 11.5 or later ISE Design Suite software.

AR# 34164
日期 03/19/2010
状态 Archive
Type 已知问题
器件 More Less
Tools
的页面