UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34282

MIG Design Assistant - Virtex-6 Core Functionality

描述

This section of the MIG Design Assistant focuses on Core Functionality for the Virtex-6 DDR3/DDR2 designs. 

Please select from the below options to find information related to your specific question. 

Note
: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243).

The Xilinx MIG Solution Center is available to address all questions related to MIG.

Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

Supported Features - (Xilinx Answer 34316)

Performance - (Xilinx Answer 34393)

Controller - (Xilinx Answer 34905)

PHY - (Xilinx Answer 34718)

User Interface- (Xilinx Answer 34790)

Clocking and Reset- (Xilinx Answer 35260)

Example Design versus User Design - (Xilinx Answer 34282)

链接问答记录

相关答复记录

AR# 34282
日期 10/15/2014
状态 Active
Type 综合文章
器件 More Less
IP
的页面