2. 技术支持
  3. AR# 34286: MIG Design Assistant - Virtex-6 DDR2/DDR3 Hardware

AR# 34286

|

MIG Design Assistant - Virtex-6 DDR2/DDR3 Hardware

描述


This section of the MIG Design Assistant focuses on hardware usage and debug for the Virtex-6 DDR3/DDR2 designs. Please select from the optionsbelow to find information related to your specific question.
NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

(Xilinx Answer 34308) Pin-out and Banking Requirements
(Xilinx Answer 34544) Board Layout
(Xilinx Answer 34588) Board Debug - Includes Calibration and Data Error Debug

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34544 MIG Virtex-6 DDR2/DDR3 - Board Layout N/A N/A
34266 Xilinx Virtex-6 MIG Solution Center - Design Assistant N/A N/A
34588 MIG Virtex-6 DDR2/DDR3 - Board Debug including general debug, calibration debug, and data error debug N/A N/A
34308 MIG Virtex-6 DDR3/DDR2 - Verify pin-out/banking requirements are met N/A N/A
AR# 34286
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less
IP
People Also Viewed