UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34451

Spartan-6 FPGA Integrated Endpoint Block v1.2 rev 1 for PCI Express - Simulation never finishes when simulating a v1.2 rev 1 core generated in ISE Design Suite 11.5

描述

When I simulate a design using the Spartan-6 FPGA Integrated Endpoint Block v1.2 rev 1 for PCI Express downstream port model generated in ISE Design Suite 11.5, the simulation never completes.

解决方案

An update is available in (Xilinx Answer 34615); download the ZIP file titled "ar34615_s6_pcie_v1_2.zip" from the Answer Record.

The ZIP file contains a file titled "pcie_clocking_v6.v[hd]" which corrects this problem. Place this file in your generated core's simulation/dsport directory.

The directory is:  /simulation/dsport/pcie_clocking_v6.v[hd]

Note that this ZIP file is cumulative and can contain fixes for other problems as described in (Xilinx Answer 34615).

Revision History
03/08/2010 - Initial Release

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34615 Spartan-6 FPGA Integrated Block Wrapper for PCI Express - Patches and Wrapper Source Code Updates N/A N/A
AR# 34451
日期 05/23/2014
状态 Archive
Type 已知问题
器件
  • Spartan-6 LXT
IP
  • Endpoint Block Wrapper for PCI Express
的页面