UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34484

12.1 EDK - How can I simulate an Ethernet design with packet transmission and reception?

描述

I would like to simulate anEDK Ethernet design for receiving and transmitting packets. But I do not have a PHY model that can be connected to the EMAC.How do I simulate this environment?

解决方案

Generate a CORE Generator EMAC core with the targeted interface (MII/GMII/SGMII) and use the generated testbench in EDK.

TheCORE Generator testbench stimulus provides packets at the MAC's physical interface, so within the EDK design, the user program can wait for a packet reception and send it back to the EMAC for transmission. TheCORE Generator testbench then verifies the newly transmitted (looped-back) packet.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34609 12.x EDK - 主要问答记录列表 N/A N/A
AR# 34484
日期 12/15/2012
状态 Active
Type 综合文章
Tools
IP
的页面