UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34566

11.5 EDK - Ethernet Lite core on a SP601 board might not meet timing

描述

A system containing the Ethernet Lite core built with Base System Builder might not meet timing. Systems affected are dual processor designs.

解决方案

This is a known issue and timing closure for the Ethernet Lite core will improve in 12.1 such that there should not be any more timing errors.
AR# 34566
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
的页面