AR# 34617


Spartan-6 Phase Detector usage


There can be problems with the Spartan-6 FPGA phase detector control signals in some situations. There is a simple workaround that is described in this article that will be published in the next version of the User's Guide.


To ensure proper operation of phase detector the INC signals to the delays should only be asserted high simultaneously with the CE signals and should kept low at all other times when in phase detector mode. Refer to figure 3-4 in the Spartan-6 FPGA SelectIO User's Guide.



Answer Number 问答标题 问题版本 已解决问题的版本
46791 Spartan-6 FPGA Design Assistant - Troubleshoot Common Fabric Problems N/A N/A
AR# 34617
日期 12/15/2012
状态 Active
Type 综合文章
People Also Viewed