AR# 34652

Virtex-6 FPGA Connectivity Kit TRD - TRD Uses Custom MIG Files

描述

Why does the TRD notuse the MIG straight out of the CORE Generator interface?

Why do I need modified files?

What happens when the MIG version changes and I need to update?

解决方案

The TRD uses the Native Interface layer instead ofUser Interface layer because it supports a request tagging feature which is useful to identify which port the data belongs to - required for Multiport functionality. The Request Tagging feature can also be implemented around the User Interface layer, but this only increase the design size and latency.

The modified file mc.v was necessary to meet timing on a critical path. This modification will be available from MIG version 3.4 onwards.

The file infrastructure.v has been modified to bring out the pll_lock signal as an output. This signal is being used as a reset in the TRD.

When MIG updates in the CORE Generator software, there might be some port changes at the Native Interface level. The TRD is to be updated for all the major release starting with ISE 12.1 software, so you can wait for the new release to get the new MIG version integrated into the TRD.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A
AR# 34652
日期 12/15/2012
状态 Active
Type 综合文章
IP
Boards & Kits