UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34655

Virtex-6 FPGA Connectivity Kit TRD - DDR3 fails to initialize

描述

What indicates that the DDR3 has failed to initialize in the TRD, and how can this be corrected?

解决方案

When downloading bit files directly to the FPGA (as opposed to programming the flash PROM to configure the board), sometimesLED 7 fails to light up.If this happens, the DDR3 initialization has failed, and the TRD will not work.

The solution isto download the bit file again until the LED lights up. This has not been observed when using the flash PROM to load theFPGA.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A
AR# 34655
日期 12/15/2012
状态 Active
Type 综合文章
Boards & Kits
的页面