UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 34711: 11.4 EDK - plbv46_pcie_v4_03_a stalls after warm reset

AR# 34711

11.4 EDK - plbv46_pcie_v4_03_a stalls after warm reset

描述

A problem has been found where after a warm reset, the Block Plus wrapper transmit direction occasionally stalls forever by deasserting trn_tdst_rdy_n.

解决方案


This issue is documented in (Xilinx Answer 34444). 
Alternatively, a patch for block_plus_v1_12_a is available and can be downloaded from:
http://www.xilinx.com/txpatches/pub/applications/misc/ar34711.zip

To install the patch, extract to the EDK project's pcore/ directory, restart XPS, Clean Hardware, and then rebuild the system.

This issue is scheduled to be fixed in a future release of the block_plus pcore to be delivered in EDK 12.1.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34444 PCI Express Endpoint Block Plus Wrapper v1.13 的设计建议 — 链路合作伙伴公布数据有限完成包信用会导致传输受阻。 N/A N/A
AR# 34711
日期 05/23/2014
状态 Archive
Type 综合文章
Tools
的页面