We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34717

12.1 EDK, MPMC v6.00.a - ERROR:EDK:1558 - PORT MPMC_Clk_Wr_I0 not found in mpd


When upgrading a Virtex-6 FPGA design to MPMC v6.00.a and later,the following error occurs:

ERROR:EDK:1558 - IPNAME:mpmc INSTANCE:DDR3_SDRAM - system.mhs line 52 - PORT MPMC_Clk_Wr_I0 not found in mpd.

How do I resolve this error?


To upgrade a MPMC design from MPMCv5 to MPMCv6 in Virtex-6 FPGA requires some modifications to the MHS and UCF files to function correctly. Please consult the Standalone Flow: Migrating an MPMCv5 Virtex-6 FPGA Design to MPMCv6 section of the MPMC data sheet for detailed upgrade directions.

Note that other device families can be upgraded from MPMCv5 to MPMCv6 withoutany othermodifications.

AR# 34717
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less