UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35060

11.5 EDK, XPS_CAN_v3_00_a - Potential block RAM collisions require EDK 12.1 for Spartan-6 production use

描述

The XPS_CAN_v3_00_a and earlier cores have the potential for internal block RAM collisions documented in the Spartan-6 FPGA Block RAM Resources User's Guide(UG383).

解决方案

This issue might not be reported in simulation and could cause the core to fail in hardware. In summary, the core should not be used for production in Spartan-6 devices until EDK 12.1.

For more information, see (Xilinx Answer 34533).

This issue is scheduled to be fixed to XPS_CAN_v3_00_a in EDK 12.1. Note that there will not be a version change in EDK 12.1, see the IP changelog to verify changes. Due to ISE design tools dependencies, an 11.5 patch will not be available before 12.1.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34533 Design Advisory for Spartan-6 FPGA Block RAM - Address Space Overlap N/A N/A
AR# 35060
日期 05/23/2014
状态 Archive
Type 综合文章
器件
Tools More Less
IP
Boards & Kits More Less
的页面