UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35087

SP605 User Guide (UG526) - Discrepancy in Pinouts between User Guide and Schematics

描述

The FPGA pin locations for the FMC connector (Table 1-28 in v1.1.1 of UG526) indicate that the J63 LPC FMC pins G6 (net FMC_LA00_CC_P) and G7 (net name: FMC_LA00_CC_N) are tied to pin locations H10 and H11 respectively on the XC6SLX45T FPGA.

However, the schematics indicate that these nets are tied to ball numbers G9 and F10 respectively on the FPGA.

The FPGA pin locations for the FPGA On-Chip (OCT) Termination External Resistor Requirements (Table 1-4 in v1.5 of UG526) indicate that the ZIO and RZQ pins are tied to pin locations P3 and L6 respectively on the XC6SLX45T FPGA.

However, the schematics indicate that these nets are tied to ball numbers M7 and K7 respectively on the FPGA.

Which of these two documents is correct, and when will this discrepancy be resolved? 

解决方案

The SP605 Hardware User Guide (UG526) is incorrect. 

The schematics are correct.

In the case of the FMC pins, J63 LPC FMC pins G6 (FMC_LA00_CC_P) and G7 (FMC_LA00_CC_N) are tied to pin locations G9 and F10 respectively on the XC6SLX45T FPGA. 

This documentation discrepancy has been addressed in v1.3 of UG526 (June 2010). 


In the case of the OCT Termination resistor requirements, ZIO and RZQ are tied to pin locations M7 and K7 respectively on the XC6SLX45T FPGA.  

This documentation discrepancy has been addressed in v1.6 of UG526 (July 2011).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
33839 此解答记录罗列出了所有有关SP605评估套件的已知问题。 N/A N/A
AR# 35087
日期 01/12/2015
状态 Active
Type 综合文章
Boards & Kits
的页面