AR# 35189

MIG Virtex-6 DDR2/DDR3 - PHY - Architecture Design

描述

The Physical interface of the Virtex-6 DDR2/DDR3 MIG include the all the IO for the address/control, data and clocking and associated logic. The initialization sequence and calibration are controlled in the PHY.

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

The PHY provides a physical interface to an external DDR2 or DDR3 SDRAM. The PHY generates the signal timing and sequencing required to interface to the memory device. It contains the clock-, address-, and control-generation logic, write and read datapaths, and state logic for initializing the SDRAM memory after power-up. In addition, the PHY contains calibration logic to perform timing training of the read and write datapaths to account for system static and dynamic delays.

Please see the DDR2/DDR3 SDRAM Memory Interface Solution > Core Architecture > PHY section of UG406 for detailed information on the PHY.

For more information on the PHY architecture see the following Design Assistant Answer Records:

(Xilinx Answer 35242) - Description of Clocking and MMCM structure

(Xilinx Answer 35119)) - DQ I/O Structure

(Xilinx Answer 34480) - Phase Detector

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
35119 MIG Virtex-6 DDR2/DDR3 PHY - DQ I/O Structure N/A N/A
AR# 35189
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less
IP