AR# 3525: M1.4 Map - 5200: Map is not trimming global reset signals
M1.4 Map - 5200: Map is not trimming global reset signals
For the Synopsys Verilog flow, the current methodology for Verilog design creation is to connect all register reset/preset signals to both the registers and STARTUP block so that functional simulation of the reset may be performed. Upon implementation, Map should trim this signal connected to the STARTUP block however is not. This redundant routing is obviously not desired. For more details see CR_README in the data directory.
A fix for this problem is included in the current M1.4 Core Applications patch available from the Xilinx Download Area: